In recent VLSI circuits, the power consumption issue becomes very important in addition to the scaling issue. Among many emerging devices, a double-gate MOSFET (DGFET) [1] has widely been recognized as the most scalable FETs due to its high SCE immunity. Furthermore, the DGFET can offer the other advantage of a flexible V th controllability by evolving the conventional 3-terminal to 4-terminal (4T) DGFETs (Fig. 1) [2-4 ]. The 4T-DGFET therefore has high potential to achieve evolving VLSI circuits, namely, hot and cool (high performance and low power) circuits. The authors recently succeeded in fabricating the 4T-DGFET by utilizing the advanced FinFET technology, and experimentally demonstrated the highly flexible V th control [5]. The electrical properties of the 4T-DGFET are dependent on given device parameters, e.g., gate insulator thickness and work functions and on operation condition.
Introduction
In recent VLSI circuits, the power consumption issue becomes very important in addition to the scaling issue. Among many emerging devices, a double-gate MOSFET (DGFET) [1] has widely been recognized as the most scalable FETs due to its high SCE immunity. Furthermore, the DGFET can offer the other advantage of a flexible V th controllability by evolving the conventional 3-terminal to 4-terminal (4T) DGFETs (Fig. 1 ) [2] [3] [4] . The 4T-DGFET therefore has high potential to achieve evolving VLSI circuits, namely, hot and cool (high performance and low power) circuits. The authors recently succeeded in fabricating the 4T-DGFET by utilizing the advanced FinFET technology, and experimentally demonstrated the highly flexible V th control [5] . The electrical properties of the 4T-DGFET are dependent on given device parameters, e.g., gate insulator thickness and work functions and on operation condition.
In this study, the requirements for the 4T-DGFET to realize novel hot-and-cool chips utilizing the unique characteristic of the V th controllability of the 4T-DGFET is investigated using device simulation [6] .
Guideline for 4T-DGFET Device Design
We examined an n-channel 4T-DGFET in this work (Fig. 2) . Typical I d -V g1 curves for the 4T-DGFET are shown in Fig. 3 . In this case, G1 was used as a drive gate and G2 as a V th -control gate (single-gate (SG)-mode). Although the s-slope is worse than that in the double-gate (DG)-mode, V th(G1) in the SG-mode can successfully be controlled by changing V g2 ( Fig. 3(a) ). By controlling the V th(G1) , a set of I on and I off can range from a 'cool' state to a 'hot' state as shown in Fig. 3(b) . In this work, I off in the cool state (I off(cool) ) is set at 10 -11 A/µm. I on in the hot state (I on(hot) ) is defined as I on when I off is at 10 -7 A/µm. The power supply voltage V dd is set at 1.0 V.
I off in the SG-mode for the 4T-DGFET is dependent on the V th in the DG-mode (V thDG ), V g2 and γ [7−9] . As one can see in Fig.  3(a) , V th(G1) meets V thDG just at V g2 = V thDG . In this state, both the G1 and G2 side channel surface potentials reach the threshold. When V g2 < V thDG , G2 side surface is depleted. In this state, V th(G1) is expressed as
) where γ = 3T ox1 /(3T ox2 +T Si ).
-(2) And the s-slope, S, is given by
Note that V thDG is determined by the DG workfunction φ m (V thDG ~ φ m − χ Si [10] ) and is independent of T ox2 .
Results and Discussion
The impact of φ ms on I on -I off characteristics is shown in Fig. 4 . Here φ ms is defined as the workfunction difference between the gate material and n + -Si. Obviously, I on -I off characteristics is improved with decreasing φ ms . This can be understood from the dependence of V th(G1) and s-slope on V g2 (Fig. 5) . As mentioned before, V th(G1) meets V g2 just at V thDG . While V g2 is less than V thDG , i.e., V th(G1) is higher than V thDG (G2 surface depletion), s-slope keeps low. After V g2 exceeds V thDG , i.e., V th(G1) is less than V thDG , the s-slope is deteriorated. This is because, once V g2 exceeds V thDG , the G2 side surface can be inverted (see Fig. 8(a) ). Thus, V th(G1) can be lowered down to V thDG while maintaining low s-slope. A lowering φ ms , i.e., lowering V thDG apparently extends the useful range of V th(G1) . As a result, I on -I off characteristics are improved as φ ms decreases. Note that, a variable range of a set of I on and I off adjusted by V g2 ≤ |1V| shifts upward with lowering φ ms . This is due to a negative V thDG shift by lowering φ ms .
It is apparent from Fig. 6 that increasing T ox2 makes I on -I off characteristics better. Figure 7 shows the dependence of the V th(G1) and s-slope on V g2 . At V g2 < V thDG (G2 surface depletion), the s-slope is lower with increasing T ox2 , as predicted from Eq. (2) and (3). In addition, the s-slope for thick T ox2 case keeps relatively low even after V g2 exceeds V thDG . This is because the controllability of G2 becomes lower due to the thick T ox2 and the channel potential is mainly governed by V g1 (Fig. 8(b) ). Thus, increasing T ox2 reduces the s-slope for any V g2 condition and contributes to I on -I off characteristics improvement. However, a variable range of a set of I on and I off adjusted by V g2 ≤ |1V| is significantly narrower with increasing T ox2 as shown in Fig. 6 .
Although I on(hot) is enhanced by scaling L eff for all T ox2 cases, less advantage of increasing T ox2 is observed in Fig. 9 . The variable range of a set of I on and I off adjusted by V g2 ≤ |1V| becomes further narrower and shifts to upper direction for thick T ox2 case. These originate in a significant V thDG roll-off, increase in s-slope and decrease in γ for thick T ox2 4T-DGFET with scaling L eff , as shown in Fig. 10 . The decrease in γ is explained by a reduction in G2-channel capacitance due to an increase in drain-channel capacitance [11] . It should be noted that all SCEs, i.e., V thDG roll-off, degradation of s-slope and γ can be suppressed by decreasing T ox2 .
It is obvious form Fig. 9 that, at φ ms = 0 eV, I off cannot reach I off(cool) under the condition where V g2 is limited to |V dd |, i.e., |1V|. So increasing φ ms is inevitable to achieve I off(cool) . On the other hand, lowering φ ms improves I on -I off characteristics as shown in Fig. 4 . Then we analytically and simulationally estimated the minimum φ ms necessary for attaining I off(cool) when V g2 range is limited to |1V| and then I on(hot) for the 4T-DGFET having the estimated φ ms DG. As shown in Fig. 11(a) , for L eff = 78 nm case, φ ms calculated from Eq.
(4) agrees with that obtained from a simulation for all T ox2 cases.
Although the minimum φ ms increases by setting a limit on V g2 range, I on(hot) is enhanced with increasing T ox2 . For L eff = 18 nm case, however, φ ms obtained from a simulation becomes significantly higher with increasing T ox2 than analytically estimated one (Fig.  11(b) ). This is due to a pronounced deterioration of the SCE of s-slope, γ and V thDG for thicker T ox2 case, as shown in Fig. 10 . As a result, when V g2 range is limited to |1V|, I on(hot) for 4T-DGFET with the thinnest T ox2 shows the highest value. In conclusion, in the short L g regime, high V th(G1) controllability and high SCE immunity for the symmetric T ox 4T-DGFET can offset the large s-slope issue.
Summary
The device design for the scaled flexible V th 4T-DGFET has been examined in terms of T ox and φ m . Simulation results show that the 4T-DGFET with a symmetric T ox (T ox1 = T ox2 ) and an ultrathin T Si is promising for future hot-and-cool chips. 
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Fig. 7: T ox2 dependence of V th(G1) -V g2 and s-slope-V g2 curves. The s-slope is improved with increasing T ox2 . Note that, for thick T ox2 case, s-slope keeps low, even after V th(G1) < V thDG , i.e., V g2 > V thDG . . When V g2 range is limited, the minimum φ ms increases with increasing T ox2 due to a decrease in γ. For short L eff case, the minimum φ ms further increases because of severe SCE of V thDG , γ and s-slope as shown in Fig. 10 . Fig. 9 : Dependence of I on -I off characteristics for 18-nm-L eff 4T-DGFET. As L eff is scaled down to 18 nm, the controllability of a set of I on and I off becomes further lower and the variable range of a set of I on and I off adjusted by V g2 ≤ |1V| shifts upward. For both cases, V th(G1) can be lowered down to V thDG while maintaining an acceptable s-slope.
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